



دانشگاه صنعتی امیرکبیر

دانشکده مهندسی برق

طراحی مدارهای VLSI

فصل هفتم: مدار های ترتیبی

بخش اول : مدار های ترتیبی ایستا


مجید شالچیان

خروجی تابع ورودی و **state** فعلی مدار است.


نیاز به جداسازی حالت قبلی و حالت فعلی و رعایت ترتیب حالت ها

پیاده سازی با مدار ترتیبی و رجیستر

مثال: Pipeline و FSM



Finite State Machine



Pipeline



□ رجیستر های ایستا

- حالت را تا زمانیکه منبع تغذیه روشن است نگهداری می کنند.
- مبتنی بر وجود حلقه فیدبک مثبت بین خروجی و ورودی عمل می کنند.
- وقتی تغییرات سیگنال چندان سریع نیست می توان با clock gating توان را کم کرد.



□ رجیستر های پویا

- حالت در خازنهای پارازیتی ذخیره می شود.
- برای زمان های بسیار کوتاه (میلی ثانیه) حالت را ذخیره می کنند.
- نیاز به بازسازی متناوب سیگنال دارند (Refresh)
- معمولا ساده تر دارای سرعت بالاتر و مصرف توان کمتر هستند.

- Latch
stores data when clock is low
Transparent when clock is high




- Register (Edge Triggered) (ET)
stores data when clock rises





positive edge-triggered: 0 → 1
negative edge-triggered: 1 → 0


Term	Name
t_{pd}	Logic Propagation Delay
t_{cd}	Logic Contamination Delay
t_{pcq}	Latch/Flop Clock-to-Q Propagation Delay
t_{ccq}	Latch/Flop Clock-to-Q Contamination Delay
t_{pdq}	Latch D -to- Q Propagation Delay
t_{cdq}	Latch D -to- Q Contamination Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time




(a)




(b)




Maximum delay constraints




$$T \geq t_{c-q} + t_{plogic} + t_{su}$$



$$t_{ccq} + t_{cd} \geq t_{hold}$$




cascaded inverters



If the gain in the transient region is larger than 1, only A and B are stable operation points. C is a **metastable** operation point.


- Change the stored value by cutting the feedback loop



Negative Latch

$$Q = \text{clk} \& Q \mid \text{!clk} \& D$$

transparent when the
clock is low




Positive Latch


$$Q = \text{!clk} \& Q \mid \text{clk} \& D$$

transparent when the
clock is high


TG MUX Based Latch Implementation





NMOS MUX Based Latch Implementation



- ❑ Reduced clock load, but threshold drop at output of pass transistors so reduced noise margins and performance and power dissipation








Which value of B is stored?

Two-sided clock constraint

$$T \geq t_{c-q} + t_{plogic} + t_{su}$$


$$T_{high} < t_{c-q} + t_{cdlogic}$$

Master Slave Based ET Flipflop



clk = 0 transparent hold
 clk = 1 hold transparent

MS ET FF Implementation



- Assume propagation delays are t_{pd_inv} and t_{pd_tx} , that the contamination delay is 0, and that the inverter delay to derive !clk is 0


- Set-up time** - time before rising edge of clk that D must be valid

$$3 * t_{pd_inv} + t_{pd_tx}$$

- Propagation delay** - time for Q_M to reach Q


$$t_{pd_inv} + t_{pd_tx}$$

- Hold time** - time D must be stable after rising edge of clk
zero



$$t_{\text{setup}} = 0.21 \text{ ns}$$


works correctly



$t_{\text{setup}} = 0.20 \text{ ns}$

fails


Propagation Delay Simulation




$$t_{c-q(LH)} = 160 \text{ psec}$$

$$t_{c-q(HL)} = 180 \text{ psec}$$


- ❑ Clock load per register is important since it directly impacts the power dissipation of the clock network.
- ❑ Can reduce the clock load (at the cost of robustness) by making the circuit **ratioed**



- to switch the state of the master, T_1 must be sized to overpower I_2
- to avoid reverse conduction, I_4 must be weaker than I_1



Ideal clocks




Non-ideal clocks
clock skew

1-1 overlap

0-0 overlap

Example of Clock Skew Problems





Race condition – direct path from D to Q during the short time when both clk and !clk are high (1-1 overlap)



Undefined state – both B and D are driving A when clk and !clk are both high


Dynamic storage – when clk and !clk are both low (0-0 overlap)

Pseudostatic Two-Phase ET FF





Two Phase Clock Generator







master transparent
slave hold

master hold
slave transparent





NOR-based set-reset



S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
1	0	1	0
0	1	0	1
1	1	0	0


Forbidden State


Cross-coupled NANDs



This is not used in datapaths any more,
but is a basic building memory cell


Ratioed CMOS Clocked SR Latch







$$W/L_{2and4} = 1.5\mu\text{m}/0.25\mu\text{m}$$


$$W/L_{1and3} = 0.5\mu\text{m}/0.25\mu\text{m}$$



6 Transistor CMOS SR Latch





- ❑ Enable: ignore clock when $en = 0$
 - Mux: increase latch D-Q delay
 - Clock Gating: increase en setup time, skew





- Force output low when reset asserted
- Synchronous vs. asynchronous



Symbol




Synchronous Reset



Asynchronous Reset



- ❑ Set forces output high when enabled
- ❑ Flip-flop with asynchronous set and reset



□ درس بعدی

● مدارهای ترتیبی پویا